

Introduction

- Looked at what is inside a computer
- Digital Logic
- ARM Assembly
- Today we come full circle...
- How do we put all the bits together to build a full computer?

Or...

How do you build computer-controlled Christmas tree lights?

Tree Lights

- Wanted to build a set of Raspberry PI controlled Christmas tree lights...
- Easily done, just need to write to address 0x20200000
- Can easily write C code to do this
- Must declare the pointer as volatile

volatile tells it that the contents can change/be read outside of the C program

Addressing

- How does the RPi know that 0x20200000 is the GPIO pins, and not RAM?
- How does any computer know which addresses map to RAM, ROM or I/O?
- Down to our old friend digital logic...

6502

- Going to consider things in terms of the 6502 CPU, but equally applicable to others
- 8-bit data bus
- 16-bit address bus
- Gives a 64K *address space*

Although modern CPUs use very different ways of talking to the outside world SoCs (such as the RPi) tend to do this all internally

Address Space

- When designing the system up we divide this address space up as we please between:
 - RAM
 - ROM
 - I/O
- Don't necessarily have to use all of it...

Address Space

- Can effectively partition it as we want
- Often done to make it easy to decode
 - Using as little logic as possible
 - Also peculiarities of CPU might have an effect

Cost, gate delay

CPU requires certain addresses to contain certain things









Alignment

- ROM, RAM chips all have a series address lines
- So it makes sense to ensure things are aligned to powers of 2 address
- Means we can just connect the common address lines straight to the chip
- No need to add offsets or anything...
- Means we only have to consider a subset of address lines to decode which chip

	Chips		VPB RDY PHI10 JROB	RESB PHI2O SOB PHI2
V _{PP} V _{CC}	A14		MLB	BE NC
A ₇ A ₁₃ A ₆ A ₈	A7	A13A8	SYNC VDD ≤	RWB D0
A5 A9 A ^{27C128} A11	A5	A9 A11	A0 65C	D1 D2 D3
	A3 P28 A2	OE	A3 22 A4 S	D4 □ D5 □
$A_1 CE$ $A_0 O_7$	A1 A0	CS 1/07	A5 A6 A7	D6 D7
$O_1 O_5$		I/O5	A8 A9	A14 A13
$C_{\rm IND}$ O_3		I/O3	A10 A11	A12 □ VSS□

Chip Select

- How do we connect everything up?
- How do we make the CPU talk to the right chip at the right time?



Chip Select

- Each chip has a *chip select* pin (cs) which selects whether the chip is talking to the data bus or not
- When it's not talking it is in a *high-impedance* state
 - Effectively equivalent to if it wasn't present
- By driving the **cs** line with logic we can select the right chip

Chip Select

- For each chip, we need to generate a logic signal based on the address bus
- That is true, only if the address is in the right range
- Need to consider the binary value of the addresses and create logic equations based on them

Demo on paper





What about IO?







Treated in the same way - decode the relevant addresses and feed to the relevant chips



Treated in the same way - decode the relevant addresses and feed to the relevant chips

Address Space

- Don't need to fill the address space can have unused gaps
- Also don't have to *completely* decode the addresses
- Only have to *uniquely* decode each part...

Shadows

- Leads to shadows or mirrors of RAM/ROM in the address space
- This is fine but as a programmer it's not a good idea to use them
- Later hardware revisions may change the decoding (so your program would stop working)

Simple Logic

- Want to build the simplest, cheapest logic
- Using the least number of gates
 - Reduces cost
 - Reduces gate delay
- Optimize using boolean algebra rules
- Only decode as much as you have to

